Microprocessor Question Bank

Department of Computer Engineering

## Salient Features of 80386DX

1. The 80386DX is a processor that supports
2. 8-bit data operand
3. 16-bit data operand
4. 32-bit data operand
5. all of the mentioned

Answer: d

Explanation: The 80386DX is a 32-bit processor that supports, 8-bit/16-bit/32-bit data operands.

1. The 80386DX has an address bus of
2. 8 address lines
3. 16 address lines
4. 32 address lines
5. 64 address lines

Answer: c

Explanation: The 80386, with its 32-bit address bus, can address up to 4 GB of physical memory.

1. The number of debug registers that are available in 80386, for hardware debugging and control is
2. 2
3. 4
4. 8
5. 16

Answer: c

Explanation: The 80386 offers a set of total eight debug registers DR0-DR7, for hardware debugging and control.

1. The memory management of 80386 supports
2. virtual memory
3. paging
4. four levels of protection
5. all of the mentioned

Answer: d

Explanation: The memory management section of 80386 supports the virtual memory, paging and four levels of protection, maintaining full compatibility with 80286.

1. The 80386 enables itself to organize the available physical memory into pages, which is known as
2. segmentation
3. paging
4. memory division
5. none of the mentioned

Answer: b

Explanation: The concept of paging which is introduced in 80386, enables it to organise the available physical memory into pages of size 4 KB each, under the segmented memory.

1. The 80386 consists of
2. on-chip address translation cache
3. instruction set of predecessors with upward compatibility
4. virtual memory space of 64TB
5. all of the mentioned

Answer: d

Explanation: The 80386 has on-chip address translation cache, and instruction set is upward compatible with all its predecessors.

1. 80386DX is available in a grid array package of
2. 64 pin
3. 128 pin
4. 132 pin
5. 142 pin

Answer: c

Explanation: The 80386DX is available in a 132-pin grid array package.

1. The operating frequency of 80386DX is
2. 12 MHz and 20 MHz
3. 20 MHz and 33 MHz
4. 32 MHz and 12 MHz
5. all of the mentioned

Answer: b

Explanation: The operating frequency of 80386DX is 20MHz and 33 MHz.

1. The 80386 in its protected mode, in its virtual mode of operation, can run the applications of

a) 8086

b) 80286

c) 80287

d) 80387

Answer: a

Explanation: The 80386 can run the applications under protected mode, in its virtual 8086 mode of operation.

1. The 80386 in protected mode, supports all software written for a) 8086 and 80287

b) 80286 and 80287

c) 80287 and 80387

d) 80286 and 8086

Answer: d

Explanation: The 80386 in protected mode, supports all software written for 8086 and 80286 (to be executed under the control of memory management and protection abilities of 80386).

## “Architecture and Signal Descriptions of 80386″.

1. Which of the units is not a part of internal architecture of 80386?
2. central processing unit
3. memory management unit
4. bus interface unit
5. none of the mentioned

Answer: d

Explanation: The internal architecture of 80386 is divided into three sections namely, central processing unit, memory management unit and bus interface unit.

1. The central processing unit has a sub-division of
2. memory unit and control unit
3. memory unit and ALU
4. execution unit and instruction unit
5. execution unit and memory unit

Answer: c

Explanation: The central processing unit is further divided into execution unit and instruction unit.

1. The unit that is used for handling data, and calculate offset address is
2. memory management unit
3. execution unit
4. instruction unit
5. bus interface unit

Answer: b

Explanation: The execution unit has eight general purpose and eight special purpose registers, which are either used for handling the data or calculating the offset addresses.

1. The unit that decodes the opcode bytes, received from the 16-byte instruction code queue is
2. memory management unit
3. execution unit
4. instruction unit
5. barrel shifter

Answer: c

Explanation: The instruction unit decodes the opcode bytes, received from the 16-byte instruction code queue, after decoding them so as to pass it to the control section, for deriving the necessary control signals.

1. The unit that increases the speed of all shift and rotate operations is
2. memory management unit
3. execution unit
4. instruction unit
5. barrel shifter

Answer: d

Explanation: The barrel shifter speeds up all shift and rotate operations.

1. The memory management unit consists of
2. segmentation unit
3. paging unit
4. segmentation and paging units
5. none of the mentioned

Answer: c

Explanation: The memory management unit consists of a segmentation unit and a paging unit.

1. The segmentation unit allows
2. maximum size of 4GB segments
3. use of segment address components
4. use of offset address components
5. all of the mentioned

Answer: d

Explanation: The segmentation unit allows the use of two address components. They are: segment and offset for relocation and sharing of code and data.

1. The unit that organizes the physical memory, in terms of pages of 4KB size each is
2. segmentation unit
3. execution unit
4. paging unit
5. instruction unit

Answer: c

Explanation: The paging unit organizes the physical memory, in terms of pages of 4KB size each.

1. The paging unit works under the control of
2. memory management unit
3. segmentation unit
4. execution unit
5. instruction unit

Answer: b

Explanation: The paging unit works under the control of segmentation unit; i.e. each segment is further divided into pages.

1. The unit that provides a four level protection mechanism, for system’s code and data against application program is
2. central processing unit
3. segmentation unit
4. bus interface unit
5. none of the mentioned

Answer: b

Explanation: The segmentation unit provides a four level protection mechanism, for

protecting and isolating the system’s code and data, from those of the application program.

1. The unit that has a prioritizer to resolve the priority of the various bus requests is
2. bus sizing unit
3. data buffer
4. bus control unit
5. execution unit

Answer: c

Explanation: The bus control unit has a prioritizer to resolve the priority of the various bus requests.

1. The unit that interfaces the internal data bus with the system bus is
2. bus sizing unit
3. data buffer
4. bus control unit
5. execution unit

Answer: b

Explanation: The data buffer interfaces the internal data bus with the system bus.

1. The unit that drives the bus enable and address signals A0-A31 is
2. bus sizing unit
3. bus driving unit
4. address driver
5. bus driver

Answer: c

Explanation: The address driver drives the bus enable and address signals A0-A31.

1. Which of the following pin when activated, allows address pipelining?
2. ADS
3. NA
4. AP
5. none of the mentioned

Answer: b

Explanation: The Next Address (NA) input pin, if activated, allows address pipelining, during 80386 bus cycles.

1. The signal that is used to insert WAIT states in a bus cycle in 80386 is
2. HOLD
3. HLDA
4. READY
5. PEREQ

Answer: c

Explanation: READY signal is used to insert WAIT states in a bus cycle, and is useful for interfacing of slow devices with the CPU.

1. The signal which indicates to the CPU, to fetch a data word for the coprocessor is
2. READY
3. NMI
4. HLDA
5. PEREQ

Answer: d

Explanation: The Processor Extension Request (PEREQ) output signal indicates to the CPU to fetch a data word for the coprocessor.

1. The pipeline and dynamic bus sizing units handle
2. data signals
3. address signals
4. control signals
5. all of the mentioned

Answer: c

Explanation: The pipeline and dynamic bus sizing units handle the related control signals.

## “Register Organisation of 80386 -1″.

1. The 16-bit registers are available with their extended size of 32 bits, by adding the registers with a prefix of
2. X
3. E
4. 32
5. XX

Answer: b

Explanation: A 32 bit register, known as extended register, is represented by the register name with a prefix of E.

1. In a 32-bit register, ESP, the lower 16-bits of the register can be represented by
2. LSP
3. FSP
4. SP
5. none of the mentioned

Answer: c

Explanation: Though the extended size of 32 bits are named as EBP, ESP, ESI and EDI, the names BP, SP, SI and DI represent the lower 16-bits.

1. Which of the following is a data segment register of 80386?
2. ES
3. FS
4. GS
5. all of the mentioned

Answer: d

Explanation: The six segment registers available in 80386 are CS, SS, DS, ES, FS and GS, out of which DS, ES, FS and GS are the four data segment registers.

1. The register width used by the 32-bit addressing modes is
2. 8 bits
3. 16 bits
4. 32 bits
5. all of the mentioned

Answer: d

Explanation: The 32-bit addressing modes may use all the register widths, i.e. 8, 16 or 32 bits.

1. The flag that is additional in flag register of 80386, compared to that of 80286 is
2. VM flag
3. RF flag
4. VM and RF flag
5. none of the mentioned

Answer: c

Explanation: The VM and RF flags are added to the 80286 flag register, to derive the flag register of 80386.

1. The VM (virtual mode) flag is to be set, only when 80386 is in
2. virtual mode
3. protected mode
4. either virtual or protected mode
5. all of the mentioned

Answer: b

Explanation: If VM flag is set, the 80386 enters the virtual 8086 mode within the protected mode. This is to be set only when the 80386 is in protected mode.

1. In protected mode of 80386, the VM flag is set by using
2. IRET instruction
3. task switch operation
4. IRET instruction or task switch operation
5. none of the mentioned

Answer: c

Explanation: The VM flag can be set using the IRET instruction or any task switch operation, only in the protected mode.

1. During the instruction cycle of 80386, any debug fault can be ignored if
2. VM flag is set
3. VM flag is cleared
4. RF is cleared
5. RF is set

Answer: d

Explanation: If RF (resume flag) is set, any debug fault is ignored during the instruction cycle.

1. The RF is not automatically reset after the execution of
2. IRET
3. POPA
4. IRET and POPF
5. IRET and PUSHF

Answer: c

Explanation: The RF is automatically reset after the execution of every instruction, except for the IRET and POPF instructions. Also, it is not cleared automatically after the successful execution of JMP, CALL and INT instructions causing a task switch.

1. The segment descriptor register is used to store
2. attributes
3. limit address of segments
4. base address of segments
5. all of the mentioned

Answer: d

Explanation: The segment descriptor register is used to store the descriptor information like attributes, limit and base addresses of segments.

## RegisterOrganisation of 80386 -2

1. The 32-bit control register, that is used to hold global machine status, independent of the executed task is
2. CR0
3. CR2
4. CR3
5. all of the mentioned

Answer: d

Explanation: The 80386 has three 32-bit control registers CR0, CR2 and CR3, to hold global machine status, independent of the executed task.

1. The descriptor table that the 80386 supports is
2. GDT (Global descriptor table)
3. IDT (Interrupt descriptor table)
4. LDT (Local descriptor table)
5. TSS (Task state segment descriptor)
6. all of the mentioned

Answer: e

Explanation: The 80386 supports four types of descriptor tables. They are, GDT, IDT, LDT and TSS.

1. The registers that are together, known as system address registers are
2. GDTR and IDTR
3. IDTR and LDTR
4. TR and GDTR
5. LDTR and TR

Answer: a

Explanation: The GDTR and IDTR are known as system address registers.

1. Which of the following is a system segment register?
2. GDTR
3. LDTR
4. IDTR
5. none of the mentioned

Answer: b

Explanation: The LDTR and TR are known as system segment registers.

1. The test register(s) that is provided by 80386 for page cacheing is
2. test control registers
3. page cache registers
4. test control and test status registers
5. test control and page cache registers

Answer: c

Explanation: Two test registers are provided by 80386 for page cacheing, namely test control and test status registers.

1. Among eight debug registers, DR0-DR7, the registers that are reserved by Intel are
2. DR0, DR1, DR2
3. DR4, DR5
4. DR1, DR4
5. DR5, DR6, DR7

Answer: b

Explanation: Out of the eight debug registers, the two registers DR4 and DR5 are Intel reserved.

1. The registers that are used to store four program controllable break point addresses are
2. DR5-DR7
3. DR0-DR1
4. DR6-DR7
5. DR0-DR3

Answer: d

Explanation: The initial four registers, DR0-DR3 store four program controllable break point addresses.

1. The register DR6 hold
2. break point status
3. break point control information
4. break point status and break point control information
5. none of the mentioned

Answer: a

Explanation: The registers DR6 and DR7 respectively hold break point status and break point control information.

1. The flag bits that indicate the privilege level of current IO operations are
2. virtual mode flag bits
3. IOPL flag bits
4. resume flag bits
5. none of the mentioned

Answer: b

Explanation: The IOPL flag bits indicate the privilege level of current IO operations.

1. The registers that are not available for programmers are
2. data and address registers
3. instruction pointers
4. segment descriptor registers
5. flag registers

Answer: c

Explanation: The segment descriptor registers of 80386 are not available for programmers, rather, they are internally used to store the descriptor information.

## Addressing Modes of 80386, Data Types of 80386

1. Which of the following is not a scale factor of addressing modes of 80386?
2. 2
3. 4
4. 6
5. 8

Answer: c

Explanation: In case of the scaled the modes, any of the index register values can be multiplied by a valid scale factor to obtain the displacement. The valid scale factors are 1, 2, 4 and 8.

1. Contents of an index register are multiplied by a scale factor that may be added further to get the operand offset in
2. base scaled indexed mode
3. scaled indexed mode
4. indexed mode
5. none of the mentioned

Answer: b

Explanation: In scaled indexed mode, contents of an index register are multiplied by a scale factor that may be added further to get the operand offset.

1. Contents of an index register are multiplied by a scale factor and then added to base register to get the operand offset in
2. base scaled indexed mode
3. scaled indexed mode
4. indexed mode
5. none of the mentioned

Answer: a

Explanation: In base scaled indexed mode, contents of an index register are multiplied by a scale factor and then added to base register to get the operand offset.

1. In based scaled indexed mode with displacement mode, the contents of an index register are multiplied by a scale factor and are added to
2. base register
3. displacement
4. base register and displacement
5. none of the mentioned

Answer: c

Explanation: Contents of an index register are multiplied by a scale factor and the result is addedto a base register and a displacement to get the offset of an operand.

1. The following statement of ALP is an example of MOV EBX, [EDX\*4] [ECX]
2. base scaled indexed mode
3. scaled indexed mode
4. indexed mode
5. based scaled indexed mode with displacement mode

Answer: a

Explanation: Since in base scaled indexed mode, contents of an index register are multiplied by a scale factor and then added to base register to get the operand offset.

1. The following statement is an example of MOV EBX, LIST [ESI\*2]

MUL ECX, LIST [EBP\*4]

1. base scaled indexed mode
2. scaled indexed mode
3. indexed mode
4. based scaled indexed mode with displacement mode

Answer: b

Explanation: Since in scaled indexed mode, contents of an index register are multiplied by a scale factor that may be added further to get the operand offset.

1. Bit field can be defined as a group of
2. 8 bits
3. 16 bits
4. 32 bits
5. 64 bits

Answer: c

Explanation: A group of at the most 32 bits(4 bytes) is defined as a bit field.

1. The maximum length of the string in a bit string of contiguous bits is
2. 2 MB
3. 4 MB
4. 2 GB
5. 4 GB
6. The integer word is defined as
7. signed 8-bit data
8. unsigned 16-bit data
9. signed 16-bit data
10. signed 32-bit data

Answer: c

Explanation: The integer word is the signed 16-bit data.

1. A 16-bit displacement that references a memory location using any of the addressing modes is
2. pointer
3. character
4. BCD
5. offset

Answer: d

Explanation: Offset is a 16-bit or 32-bit displacement that references a memory location using any of the addressing modes.

1. A decimal digit can be represented by
2. unsigned integer
3. signed integer
4. unpacked BCD
5. packed BCD

Answer: c

Explanation: Decimal digits from 0-9 are represented by unpacked bytes.

# Real AddressMode of 80386, Protected Mode of 80386

1. The instructions available in the 80386 that are not available in its real address mode is
2. addressing techniques
3. instructions for protected address mode
4. instructions for interrupt handling
5. all of the mentioned

Answer: b

Explanation: All the instructions of 80386 are available in this mode except for those designed to work with or for protected address mode.

1. The unit that is disabled in real address mode is
2. central processing unit
3. memory management unit
4. paging unit
5. bus control unit

Answer: c

Explanation: The paging unit is disabled in real address mode.

1. To form a physical memory address, appropriate segment register contents are
2. shifted by left by 4 positions
3. added to 16-bit offset address
4. operated using one of addressing modes
5. all of the mentioned

Answer: d

Explanation: To form a physical memory address, appropriate segment register contents are shifted by left by 4 positions and then added to 16-bit offset address formed using one of addressing modes, in same way as in the 80386 real address mode.

1. The segments in 80386 real mode are
2. overlapped
3. non-overlapped
4. either overlapped or non-overlapped
5. none of the mentioned

Answer: c

Explanation: The segments in 80386 real mode are may be overlapped or non-overlapped.

1. The operation that can be performed on segments in 80386 real mode is
2. read
3. write
4. execute
5. all of the mentioned

Answer: d

Explanation: The segments in 80386 real mode can be read, written or executed, i.e. no protection is available.

1. The selectors contain the segment’s
2. segment limit
3. base address
4. access rights byte
5. all of the mentioned

Answer: d

Explanation: In protected mode, the contents of segment registers are used as selectors to

address descriptors which contain the segment limit, base address and access rights byte of the segment.

1. The linear address is calculated by
2. effective address + segment base address
3. effective address – segment base address
4. effective address + physical address
5. effective address – physical address

Answer: a

Explanation: The effective address(offset) is added with segment base address to calculate linear address.

1. If the paging unit is enabled, then it converts linear address into
2. effective address
3. physical address
4. segment base address
5. none of the mentioned

Answer: b

Explanation: The paging unit when enabled, it converts linear address into physical address.

1. If the paging unit is disabled, then the linear address is used as
2. effective address
3. physical address
4. segment base address
5. none of the mentioned

Answer: b

Explanation: The linear address is used as physical address if the paging unit is disabled.

1. The paging unit is enabled only in
2. virtual mode
3. addressing mode
4. protected mode
5. none of the mentioned

Answer: c

Explanation: The paging unit is enabled only in protected mode.

1. For a single task in protected mode, the 80386 can address the virtual memory of
2. 32 GB
3. 64 MB
4. 32 TB
5. 64 TB

Answer: d

Explanation: In protected mode, the 80386 can address 4 GB of physical memory and 64 TB of virtual memory per task.

## Segmentation.

1. The bit that indicates whether the segment has been accessed by the CPU or not is
2. base address
3. attribute bit
4. present bit
5. granulary bit

Answer: b

Explanation: The accessed bit or attribute bit (A) indicates whether the segment has been accessed by the CPU or not.

1. The TYPE field of descriptor is used to find the
2. descriptor type
3. segment type
4. descriptor and segment type
5. none

Answer: c

Explanation: The type field decides the descriptor type and hence the segment type.

1. If the segment descriptor bit, S=0, then the descriptor is
2. data segment descriptor
3. code segment descriptor
4. system descriptor
5. all of the mentioned

Answer: c

Explanation: If S=0, then system descriptor. If S=1, then code or data segment descriptor.

1. The bit that indicates whether the segment is page addressable is
2. base address
3. attribute bit
4. present bit
5. granularity bit

Answer: d

Explanation: The granularity bit indicates whether the segment is page addressable.

1. If the Default operation size bit, D=1, the code segment operation size selected is
2. 8-bit
3. 16-bit
4. 32-bit
5. 64-bit

Answer: c

Explanation: If D=1, the segment selected is 32-bit operand segment, else, it is a 16-bit operand segment.

1. The segment descriptor contains
2. access rights
3. limit
4. base address
5. all of the mentioned

Answer: d

Explanation: The segment descriptors are 8-byte quantities containing access right or attribute bits along with the base and limit of the segments.

1. Which of the following is not a type of segment descriptor?
2. system descriptors
3. local descriptors
4. gate descriptors
5. none

Answer: d

Explanation: The five types of segment descriptors of 80386 are:

1. Code or data segment descriptors
2. System descriptors 3.Local descriptors
3. TSS(task state segment) descriptors
4. Gate descriptors
5. The limit field of the descriptor is of
6. 10 bits
7. 8 bits
8. 16 bits
9. 20 bits Answer: d

Explanation: The limit field of the descriptor is of 20 bits.

1. The starting address of the segment in physical memory is decided by
2. physical memory
3. segment descriptors
4. operating system
5. base address Answer: c

Explanation: The base address that marks the starting address of the segment in physical memory is decided by the operating system and is of 32 bits.

1. The total descriptors that the 80386 can handle is
2. 2K
3. 8K
4. 4K
5. 16K Answer: d

Explanation: 80386 can handle total 16K descriptors and hence segments.

# Paging

1. The advantage of pages in paging is
2. no logical relation with program
3. no need of entire segment of task in physical memory
4. reduction of memory requirement for task
5. all of the mentioned

Answer: d

Explanation: The advantage of paging scheme is that the complete segment of a task need not be in the physical memory at any time. Only a few pages of the segments, which are required currently for the execution, need to be available in the physical memory.

1. The size of the pages in paging scheme is
2. variable
3. fixed
4. both variable and fixed
5. none

Answer: b

Explanation: The paging divides the memory into fixed size pages.

1. To convert linear addresses into physical addresses, the mechanism that the paging unit uses is
2. linear conversion mechanism
3. one level table mechanism
4. physical conversion mechanism
5. two level table mechanism

Answer: d

Explanation: The paging unit of 80386 uses a two level table mechanism, to convert the linear addresses provided by segmentation unit, into physical addresses.

1. The control register that stores the 32-bit linear address, at which the previous page fault is detected is
2. CR0
3. CR1
4. CR2
5. CR3

Answer: c

Explanation: The control register, CR2, is used to store the 32-bit linear address, at which the previous page fault is detected.

1. Which of the following is not a component of paging unit?
2. page directory
3. page descriptor base register
4. page table
5. page

Answer: b

Explanation: The paging unit handles every task in terms of three components namely page directory, page table and the page itself.

1. The control register that is used as page directory physical base address register is
2. CR0
3. CR1
4. CR2
5. CR3

Answer: d

Explanation: The control register, CR3, is used as page directory physical base address register, to store the physical starting address of the page directory.

1. The bits of CR3, that are always zero are
2. higher 4 bits
3. lower 8 bits
4. higher 10 bits
5. lower 12 bits

Answer: d

Explanation: The lower 12 bits of CR3 are always zero to ensure the page size aligned with the directory.

1. Each directory entry in page directory is maximum of
2. 2 bytes
3. 4 bytes
4. 8 bytes
5. 16 bytes

Answer: b

Explanation: Each directory entry is of 4 bytes, thus a total of 1024 entries are allowed in a directory.

1. The size of each page table is of
2. 2 Kbytes
3. 2 bytes
4. 4 Kbytes
5. 4 bytes

Answer: c

Explanation: Each page table is of 4 Kbytes in size, and may contain a maximum of 1024 entries.

1. The dirty bit(D) is set, before which operation is carried out
2. write
3. read
4. initialization
5. none of the mentioned

Answer: a

Explanation: The dirty bit (D) is set before a write operation to the page is carried out.

1. The bit that is undefined for page directory entries is
2. P-bit
3. A-bit
4. D-bit
5. all of the mentioned

Answer: c

Explanation: The D-bit is undefined for page directory entries.

1. The bit that is used for providing protection is
2. User/Supervisor bit
3. Read bit
4. Write bit
5. all of the mentioned

Answer: d

Explanation: The User/Supervisor (U/S) bit and Read/Write (R/W) bit are used to provide protection.

1. The storage of 32 recently accessed page table entries to optimize the time, is known as
2. page table
3. page descriptor base register
4. page table cache
5. none of the mentioned

Answer: c

Explanation: To optimize the considerable time taken for conversion, a page table cache is provided, which stores the 32 recently accessed page table entries.

1. The page table cache is also known as
2. page table storage
3. storage buffer
4. translation look aside buffer
5. all of the mentioned

Answer: c

Explanation: The page table cache is also known as translation look aside buffer.